## **AMENDMENTS TO THE CLAIMS:**

Please cancel original Claims 1-37 and add new Claims 38-45 as follows. This listing of claims will replace all prior versions, and listings, of claims in the application:

## **LISTING OF CLAIMS:**

Claims 1-37 (Canceled).

- 38. (New) A method for fabricating a MOS device having a gate width of less than 0.3 micron, comprising:
  - (a) forming an interfacial layer on a semiconductor substrate;
- (b) forming a high dielectric constant layer on the interfacial layer, the high dielectric constant layer comprising  $Ta_2(O_{1-x}N_x)_5$  wherein x ranges from greater than 0 to 0.6, and wherein the interfacial layer separates the high dielectric constant layer from the substrate;
- (c) forming a gate electrode of an electrically conductive material on the high dielectric constant layer; and
- (d) forming source and drain regions in the substrate adjacent to the gate electrode.
- 39. (New) The method of Claim 38 wherein the interfacial layer comprises silicon oxide, silicon nitride, or silicon oxynitride.

- 40. (New) A method for fabricating a MOS device having a gate width of less than 0.3 micron, comprising:
  - (a) forming an interfacial layer on a semiconductor substrate;
- (b) forming a high dielectric constant layer on the interfacial layer, the high dielectric constant layer comprising a solid solution of  $(Ta_2O_5)_t$ - $(ZrO_2)_{1-t}$  wherein t ranges from about 0.9 to less than 1, and wherein the interfacial layer separates the high dielectric constant layer from the substrate;
- (c) forming a gate electrode of an electrically conductive material on the high dielectric constant layer; and
- (d) forming source and drain regions in the substrate adjacent to the gate electrode.
- 41. (New) The method of Claim 40 wherein the interfacial layer comprises silicon oxide, silicon nitride, or silicon oxynitride.
- 42. (New) A method for fabricating a MOS device having a gate width of less than 0.3 micron, comprising:
  - (a) forming an interfacial layer on a semiconductor substrate;
- (b) forming a high dielectric constant layer on the interfacial layer, the high dielectric constant layer comprising a solid solution of  $(Ta_2O_5)_u$ - $(HfO_2)_{1-u}$  wherein u ranges

from about 0.9 to less than 1, and wherein the interfacial layer separates the high dielectric constant layer from the substrate;

- (c) forming a gate electrode of an electrically conductive material on the high dielectric constant layer; and
- (d) forming source and drain regions in the substrate adjacent to the gate electrode.
- 43. (New) The method of Claim 42 wherein the interfacial layer comprises silicon oxide, silicon nitride, or silicon oxynitride.
- 44. (New) A method for fabricating a MOS device having a gate width of less than 0.3 micron, comprising:
  - (a) forming a silicon nitride interfacial layer on a semiconductor substrate;
- (b) forming a high dielectric constant layer on the silicon nitride interfacial layer, the high dielectric constant layer comprising a material that is selected from the group consisting of Ta<sub>2</sub>O<sub>5</sub>, a solid solution of (Ta<sub>2</sub>O<sub>5</sub>)<sub>r</sub>-(TiO<sub>2</sub>)<sub>1-r</sub> wherein r ranges from about 0.9 to 1, a solid solution (Ta<sub>2</sub>O<sub>5</sub>)<sub>s</sub>-(Al<sub>2</sub>O<sub>3</sub>)<sub>1-s</sub> wherein s ranges from 0.9 to less than 1, and mixtures thereof wherein the silicon nitride interfacial layer separates the high dielectric constant layer from the substrate;
- (c) forming a gate electrode of an electrically conductive material on the high dielectric constant layer; and

- (d) forming source and drain regions in the substrate adjacent to the gate electrode.
- 45. (New) A method for fabricating a MOS device having a gate width of less than 0.3 micron, comprising:
  - (a) forming an interfacial layer on a semiconductor substrate;

than 1, and

(b) forming a high dielectric constant layer on the interfacial layer, the high dielectric constant layer comprising a material selected from the group consisting of

 $Ta_2(O_{1-x}N_x)_5$  wherein x ranges from greater than 0 to 0.6,

a solid solution of  $(Ta_2O_5)_t$ - $(ZrO_2)_{1-t}$  wherein t ranges from about 0.9 to less

a solid solution of  $(Ta_2O_5)_u$ - $(HfO_2)_{1-u}$  wherein u ranges from about 0.9 to less than 1,

wherein the interfacial layer separates the high dielectric constant layer from the substrate;

- (c) forming a gate electrode of an electrically conductive material on the high dielectric constant layer; and
- (d) forming source and drain regions in the substrate adjacent to the gate electrode.